This paper presents an efficient modeling and frequency domain analysis method for analyzing the effect of the clock feed-through and charge injection in switched current circuits. The effect of clock feedthrough is analyzed by modeling the clock signal using two constant voltage sources that are switched periodically. The charge injection is depicted using two impulse charge sources that inject charge into both the source and drain terminals of MOS switches when the devices undergo a ON-to-OFF transition. In addition, both parasitic capacitances and channel resistance of MOS switches are considered. The analysis is carried out using the approach for periodically switched linear circuits. A computer program has been developed. Simulation results on example circuits are presented.
INTRODUCTION
Switched-current circuits that emerged in late 1980s possess many intrinsic advantages over switched capacitor counterparts in low supply voltage, wide dynamic range, high bandwidth, and full compatibleness with standard digital CMOS technology [l] . The effectiveness of these circuits, however, is undermined by the effect of the non-idealities of these circuits. Among them, clock feed-through (CFT) and charge injection are predominant. Clock feed-through and charge injection deteriorate the performance of switched-current circuits mainly because of the comparable value of the load capacitance and that of gate capacitance, including overlap capacitance, of MOS switches. Efficient and accurate analysis of these effects is vital, especifically for circuits implemented using deep sub-micron CMOS technology. An analytical analysis of the effect of CFT and charge injection was carried out in [2, 31. Theses models, though accurate, are often too complex to be used for efficient computer analysis. In
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Dept. of Electronic Communication and Electrical Engineering University of Hertfordshire Hatfield Herts, United Kingdom [4] , a z-domain approach was proposed for analysis of switched current filters. Switches are modeled as an ideal OPEN/CLOSED switch depending upon the state of the clock. Neither clock feed-through nor charge injection can be analyzed. The computer analysis method for switched current circuits in [5] takes into account both parasitic capacitances and resistances in the circuits, it, however, can not analyze the effect of clock feed-through, nor the effect of charge injection. In this paper, an accurate mode and an efficient analysis method for analysis of the effect of charge injection, CFT, and all the parasitic capacitances of MOS transistors are proposed. The charge injected to both the source and drain during the turn-off transition of MOS switches is represented by impulsive charge sources. The effect of clock feed-though is analyzed by considering both intrinsic capacitance and parasitic capacitances of MOS switches.
MODELING OF CLOCK FEED-THROUGH AND CHARGE INJECTION
Clock feed-through affects the performance of switched current circuits via the intrinsic capacitances and parasitic overlapping capacitances between the gate and the source/drain. Clock feed-through is not of critical concern in switched-capacitor networks mainly because the capacitance of the linear sampling capacitors is usually much larger than that of the coupling capacitances between the gate and sourcefdrain of MOS switches. In addition to the clock feed through, switched current circuits are also subject to the effect of charge injection. Most of the charge stored in the channel of a ON-state MOS switch will be injected into both the drain and source of the switch when the gate voltage is removed. 'Depending upon the impedance seen by the drain and source, the amount of charge injected to the source and drain differ, as shown in [3] . Although physically the charge removal process is initiated when the gate voltage starts to drop, for efficient modeling and analysis, it is assumed that the charge stored in the channel is removed instantaneously when the device undergoes a transition from the strong inversion to cutoff modes. A Dirac function can therefore be employed to model this transition. By assuming that MOS switches are biased in the triode region when they are in the ON-state and the charge stored in the channel is slipped evenly between the source and drain when it enters the ON-to-OFF transition, the charge injected into the source and drain can therefore be modeled using two impulse charge sources as follows where CAz is the gate-to-channel capacitance per unit area, Mi and L are width and length of the MOS switch, respectively.
ANALYSIS OF CLOCK FEED-THROUGH AND CHARGE INJECTION IN FREQUENCY DOMAIN
When only considering linear characteristics, switched current circuits can be analyzed effectively using the method for periodically switched linear circuit [6]. To demonstrate how the effect of both the clock feed-through and charge injection of switched current circuit is analyzed, a test circuit shown in Fig.2 is employed. The equivalent circuit of the test circuit is given in Fig.3 when the clock is in phase 1 and Fig4 when the clock is in phase 2. Note that Go, is the channel conductance when the device is in the triode region, C, and G, are respectively the capacitance and conductance of the matching network, CL is the load capacitance, C,, and C,, are the gate-source and gate-drain capacitances respectively, Csb and C d b are the source-substrate and drain-substrate capacitances respectively, and CO, is the overlap capacitance. The charge sources inject charge to the source and drain at the time instant t = nT + when the switch undergoes a ON-to-OFF transition. These charg: sources are incorporated into the circuit equation as the initial conditions of phase 2. Note that in phase 2, both the gate-source and gate-drain capacitances vanish. 
where V I , @ ) is the network variable vector in phase 
is obtained once the quantities . F [ v k -l (nT+ak-l)d(tnT-ak-l)] and F[vk(nT+a~,)d(t-nT-a~,)]
are available. To simplify analysis, let the number of phases in a clock period be 2 and the duty cycle of the clock be 50% so that the durations of ON and OFF states are 5.
To obtain these two quantities we notice that in phase 1 where t~[ n T , nT + T) the time origin is at t = nT,
and the two exponential inputs are &ejwonTejwot and ~e -j w o n T e -j w o t . The circuit in this phase is essen-; : i l l y linear time-invariant and is represented by

GlVl (t) + c 1 -d v 1 dt ( t ) with the initial condition given by v1(0-) = vz(nT).
Taking Laplace transform and then its inverse, we obtain the response of the circuit at the end of phase 1 where A . A
Applying Fourier transform to ( 5 ) and (8) 1 mV (-60 dB) . The voltage across the load capacitor CL is computed using the method presented in the paper and the results are plotted in Fig. 6 . As can be seen that the response decreases with the increase in frequency. To investigate the effect of clock feed-through, we double the value of the overlapping capacitance. The corresponding response is shown in Fig.7 with the solid line representing the response before CO, is increased and the broken line the response after CO, is doubled. It is seen that with the increase in the overlapping capacitances the voltage of the load capacitance increases, indicating that clock feed through increases the response of the circuit.
Similarly by increasing the load capacitance, the effect of the clock feed through will be reduced. Subsequently the voltage across the load capacitor will be reduced. This is indeed true as shown in Fig.8 . with the solid line representing the response before CL is increased and the broken line the response after CL is doubled. 
